Features

- Single Freescale Power Architecture MPC7447A/7448 (AltiVec™ Technology-enhanced) CPU with:
  - 64KB L1 cache
  - 512KB/1MB internal L2 cache
  - ECC option on MPC7448 internal L2 cache
  - AltiVec-enabled e600 core (previously referred to as G4 core)

- High-performance Discovery III system controller
  - Dedicated CPU-to-SDRAM path reduces memory read latency
  - 512MB of DDR SDRAM with ECC
  - 256MB of contiguous direct-mapped Flash
  - Hardware Flash write protection jumper
  - Permanent Alternate Boot Site (PABS) provides backup boot capability
  - 128KB AutoStore nvSRAM with hardware write protection

- Two Ethernet interfaces (variant dependent):
  - One 10/100Base-T to J2 connector or
  - Two Gigabit Ethernet to J2 connector

- One 64-bit PMC on an independent PCI bus
  - 100MHz PCI-X capable
  - Optimized cooling of conduction-cooled PMCs
  - Controlled impedance routing of Pn4 I/O for digital video, StarFabric, Fibre Channel and other high-speed interfaces

- Two asynchronous RS-232 serial ports

- Up to 2 HDLC/SDLC-capable synch/asynch RS-232/422/485 serial channels with DMA support

- Up to 14 LV TTL discrete software-configurable as input or output, with interrupt capability on inputs

- Up to eight RS-422/485 differential discrete (maximum of four inputs and four outputs), with interrupt capability on inputs

- Up to 2 USB 2.0 ports

- Four general-purpose 32-bit user timers

- Four general-purpose PCI/SRAM DMA controllers

- Six 32-bit OS timers

- Two avionics-style watchdog timers

- Real-time Clock (RTC)

- Two on-board temperature sensors

- CompactPCI (cPCI)
  - 32-bit, 33/66MHz cPCI bus with support for 3.3V and 5V VIO
  - System controller or peripheral capable, auto detection.
  - Supports up to six peripheral cards at 33MHz and four peripheral cards at 66MHz

- Uses backplane +5V and 3.3V

- Backplane 3.3V, 5V, and +/-12V are routed to the PMC sites

- Occupies single .8” slot in all configurations

- Optimized conduction-cooling with TherMax™ thermal frame and direct processor shunts
Overview

Using the Freescale Power Architecture MC7447A/7448 processors with AltiVec technology and up to 1GB of state-of-the-art DDR1 SDRAM, the SCP/DCP-124 represents the latest advancement in functionality and performance for rugged 3U cPCI Single Board Computers (SBCs). With a 64-bit PMC site supporting 100MHz PCI-X, and an innovative complement of I/O capability such as Gigabit Ethernet, up to four serial ports, and one USB 2.0 port, the SCP/DCP-124 satisfies the most demanding requirements of 3U embedded cPCI computing applications. Available in a range of ruggedization levels, both air- and conduction-cooled

**Powerful Core Architecture**

Figure 1 (page 3) illustrates the core processing architecture of the SCP/DCP-124. The powerful MPC7447A/7448 processors connect via the MPX bus to the advanced GT-64460 Discovery III system controller. The Discovery III system controller bridges the MPX bus of the processor to the DDR1 SDRAM bus, two 64-bit PCI busses one of which is used to implement the cPCI bus, and a high-performance device bus on which the Flash EPROM and non-PCI peripherals are found. The powerful crossbar fabric internal to the Discovery III device allows for concurrent data transfers to take place on the various busses of the SCP/DCP-124. Examples of data transfers that can occur concurrently on the SCP/DCP-124 include:

- Processor accesses to Flash concurrent with PCI-SDRAM transfers on either PCI bus
- Processor accesses to one PCI bus concurrent with PCI-SDRAM transfers on the other PCI bus
- Processor accesses to on-chip peripherals (Ethernet and serial ports) concurrent with PCI-SDRAM transfers on either PCI bus.

The SCP/DCP-124 provides hardware-enforced cache coherency with respect to accesses to SDRAM from PCI and bus-mastering peripherals, freeing driver software developers from the complexity of managing cache coherency in software. For applications requiring the highest possible PCI-SDRAM performance, hardware-enforced cache coherency can be disabled.

The Core Functions FPGA is a Spartan-3 1,000 device that implements a number of important SCP/DCP-124 features including asynchronous serial ports, interrupt control, system timers, watchdog timers, TTL discrete I/O and differential discrete I/O control registers. In addition, the core functions FPGA bridges the Discovery device bus to the Flash array and to a peripheral bus that interfaces to the RTC and nvSRAM. To increase the serviceability of the SCP/DCP-124 over the long-life cycles of the military/aerospace programs for which it is designed, the core functions FPGA is In-System Programmable (ISP) and can be reprogrammed in the field.

For retrofit and technology insertion applications, the SCP/DCP-124 offers a super-set of the I/O features of the earlier generation Curtiss-Wright SCP/DCP-122 cPCI SBC and an additional optional pin-out mode.

**Comprehensive Ethernet-capable Foundation Firmware with:**
- Debug monitor with system exerciser functions - Power-up BIT (PBIT)
- Embedded Non-volatile Memory Programmer (NVMP)
- Support for warm boot/cold boot determination
- SecureErase Utility provides users with a convenient means to erase all non-volatile memory elements for board information security purposes

**VxWorks®/Tornado® integration:**
- Tornado 2.2.x and Workbench® 2.x
- Full suite of drivers for hardware features
- Run-time BIT libraries for Initiated and Continuous BIT
- Yellow Dog Linux, Denex ELDK Linux and Wind River Linux

**Continuum Vector AltiVec-optimized DSP library**

Available in a range of ruggedization levels, both air- and conduction-cooled
Figure 1: SCP/DCP-124 Core Processing Architecture
Discovery III Controller Delivers Full Potential of PowerPC MPX Bus

The SCP/DCP-124’s Discovery III system controller provides optimum support for the PowerPC’s advanced MPX bus interface providing the following performance features:

- Split transactions, illustrated in Figure 2, allows faster accesses such as to DDR SDRAM to complete in advance of an access to a slower device such as Flash or a PCI peripheral that was initiated first
- Address streaming; no dead cycles between consecutive address tenures driven by the same device
- Data streaming, no dead cycles between consecutive data phases driven by the same device
- A direct path between the MPX bus and system memory, which significantly reduces memory-read latency

Support for the split transaction feature of the PowerPC’s MPX bus allows the Discovery III system controller to provide data from high-speed targets such as SDRAM between the address and data phases of a transaction targeting a lower-speed peripheral.

Figure 2: Split Transaction Feature Support

CPU0 initiates transaction T1 to a slower target such as a PCI peripheral.

While transaction T1 is in process on the PCI bus, one or more transactions, Tn, to a faster target such as SDRAM can take place.

When data from the PCI peripheral is available, it is driven onto the MPX bus.
Flexible I/O

Table 1 illustrates the SCP/DCP-124’s variant dependent feature-rich I/O subsystem. I/O features integral to the SCP/DCP-124 include cPCI, two RS-232 ports, up to two GbEs, one USB 2.0 port, 2 RS232/RS422/485 ports or 8-bits of differential DIO, 14-bits of discrete DIO, card fail status out, card reset input, and ALT-BOOT input.

Table 1: SCP/DCP-124 Flexible I/O

<table>
<thead>
<tr>
<th>Mode</th>
<th>Fast Ethernet</th>
<th>GbE</th>
<th>RS-232</th>
<th>RS-422/485</th>
<th>USB 2.0</th>
<th>DIO</th>
<th>PMC I/O</th>
</tr>
</thead>
<tbody>
<tr>
<td>122 Full I/O</td>
<td>1</td>
<td>-</td>
<td>2(^1), 3</td>
<td>2(^2)</td>
<td>1</td>
<td>14</td>
<td>41</td>
</tr>
<tr>
<td>122 Full PMC</td>
<td>1</td>
<td>-</td>
<td>1 (Async only)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>64</td>
</tr>
<tr>
<td>124 Full I/O</td>
<td>-</td>
<td>2</td>
<td>2(^1)</td>
<td>2(^2)</td>
<td>1</td>
<td>14</td>
<td>21</td>
</tr>
</tbody>
</table>

Notes:
1. Refer to as serial channels 1 & 2.
2. Refer to as serial channels 3 & 4.
3. Pinout for serial channel 2 different than the SCP/DCP-122.

Designed for Harsh Environments

To cost-effectively address a diverse range of military/aerospace applications, the SCP/DCP-124 is available in a range of ruggedization levels, both air- and conduction-cooled. All versions are functionally identical, with air-cooled versions (SCP) available in Curtiss-Wright ruggedization levels 0 and 100, and conduction-cooled versions (DCP) in levels 100 and 200. Curtiss-Wright’s standard ruggedization guidelines define the environmental tolerance of each ruggedization level (see Curtiss-Wright Ruggedization Guidelines factsheet for more information).

Enhanced Thermal Management for Conduction-cooled Applications

For those demanding application environments that require conduction-cooling, the DCP-124 uses a combination of thermal management layers within the Printed Wiring Board (PWB) and an aluminum thermal frame that provides a cooling path for the PMC site and for high-power components such as the processor, and bridge device.

The DCP-124 thermal frame employs a number of innovative design techniques to keep the temperature rise of the electronic components to a minimum, thus increasing the long-term reliability of the product:

- Provision of both primary and secondary thermal interfaces on PMC site
- Mid-plane thermal shunts for PMC site
- TherMax design approach

Mid-plane Thermal Shunts for PMCs

To optimize the conduction-cooling of high-performance, high-power PMC modules such as graphics or networking PMCs, the DCP-124 thermal frame incorporates mid-plane thermal shunts for the PMC sites. High-power PMCs can include a mating cooling surface on the PMC module to contact the mid-plane thermal shunt. By taking advantage of the thermal shunt, suitably designed PMC modules can significantly lower the heat rise from the DCP-124 card edge to the PMC components. The mid-plane thermal shunt does not impinge on the VITA 20-allowed component height.

TherMax-style Thermal Frame

A TherMax™ thermal frame provides an unbroken metallic path from the PMC sites and shunted components to the back-side cooling surface of the card therefore minimizing the temperature rise to these devices. In comparison, a typical thermal frame simply sits on top of the PWB and forces heat to flow through the PWB which has a high-thermal resistance compared to aluminum.

Figure 3: TherMax Diagram

A TherMax thermal frame eliminates the PWB heat rise inherent in a standard thermal frame

Typical Thermal Frame

124 TherMax Thermal Frame

<table>
<thead>
<tr>
<th>Wedgelock</th>
<th>PMC Module</th>
</tr>
</thead>
<tbody>
<tr>
<td>Heat Flow</td>
<td></td>
</tr>
<tr>
<td>ΔT</td>
<td></td>
</tr>
<tr>
<td>SHIM</td>
<td></td>
</tr>
<tr>
<td>Basecard</td>
<td></td>
</tr>
<tr>
<td>PWB</td>
<td></td>
</tr>
</tbody>
</table>

No PWB
Heat Rise
**Full-width Thermal Interface to Back-side Slot Wall**

To minimize the temperature rise from the mating slot wall of conduction-cooled enclosures to the back-side thermal interface region of the DCP-124, the DCP-124 thermal frame maximizes the thermal interface area by extending the frame to the full width of the card, as illustrated in Figure 4. This deviation from the IEEE 1101.2 standard, which calls for the thermal frame to be notched for compatibility with card guides in standard air-cooled chassis, has the benefit of lower card operating temperatures and increased long-term reliability. During test and integration activities where it may be desirable to install a conduction-cooled DCP-124 into an air-cooled card-cage, this can normally be accomplished simply by removing the card guides.

*Figure 4: Card-edge profile deviates from IEEE 1101.2*

**DCP-124 Card-Edge Profile is Optimized to Provide a Full-width Thermal Interface to the Back-side Slot Wall**

---

**Advanced MPC7447A/7448 Processors**

The SCP/DCP-124 is equipped with the high-performance MPC7447A/7448 processor, advanced fourth generation members of Freescale’s broad family of PowerPC family of 32/64-bit RISC microprocessors. Developed for a wide range of embedded computing applications, the MPC7447A/7448 provides industry-leading performance per watt. The SCP/DCP-124’s MPC7447A processor runs at 1.0GHz while the MPC7448 runs at 1.2GHz. The SCP/DCP-124’s MPC7448 implementation has been designed such that Dynamic Frequency Shifting (DFS) of a divide by two and by four is supported.

The MPC7447A/7448 processor incorporates Freescale powerful AltiVec Technology, which enhances the PowerPC architecture through the addition of a 128-bit vector execution unit. The vector unit provides for highly parallel operations, allowing for the simultaneous execution of up to 16 integer operations or 8 floating point operations per clock cycle.

*Table 2: CPU Performance*

<table>
<thead>
<tr>
<th>Processor</th>
<th>MPC7447A @ 1000MHz</th>
<th>MPC7448 @ 1.2GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dhrystone 2.1 MIPS</td>
<td>2310 (see note 1)</td>
<td>2773 (see note 2)</td>
</tr>
</tbody>
</table>

Notes:
1. Freescale MPC7447A fact sheet, MC7447AFS Rev 0
2. Extrapolated from MPC7448 data sheet

---

**Powerful Interrupt Mapping Logic**

Through a combination of the Discovery III system controller and logic implemented in the core functions FPGA, the SCP/DCP-124 allows the hardware to adapt to the needs of the software by providing a means to route all interrupts sources (PMCs, cPCI, PCI, peripherals, etc.) to the processor.

**Up to 1GB of Dual Data Rate (DDR) SDRAM**

The memory options for the SCP/DCP-124 include 512MB or 1GB of high-performance DDR1 SDRAM. To preserve data integrity, the SDRAM is provided with Error Checking and Correcting (ECC) circuitry that detects and corrects all single-bit data errors, detects all double-bit errors, and detects all 3- or 4-bit errors within the same nibble. With ECC enabled, the instantaneous peak data transfer rate to the DDR SDRAM is 2.0GB/s.

The DDR SDRAM is accessible from the processor, the PCI and cPCI bus.
256MB of Flash Memory

The SCP/DCP-124 implements up to 256MB of Flash memory. The SCP/DCP-124’s Flash is contiguous, directly-accessible, high-speed Flash memory using AMD S29GL01GP devices. The Flash will retain data for 20 years at +85°C. Note: these figures assume the sector the data is in has less than 1,000 erase cycles. The data retention drops as erase cycle count increases. After 1,000 cycles, data retention is for 10 years. After 100,000 cycles, data corruption will likely be noticeable in one year.

Read performance of the Flash array is optimized in order to minimize system boot up time for applications such as avionics mission computers where fast restarts after power interruptions are critical, and execution directly from Flash without first cross loading to SDRAM is advantageous. Optimizations include:

- 32-bit wide Flash array
- 100MHz device bus operation
- Support for burst reads at 30nsec.

For absolute security against inadvertent Flash programming or corruption, a hardware jumper is provided to disable the Write Enable line to the Flash devices. Cards are configured for shipment with Flash reprogramming enabled in hardware.

Flash memory is reprogrammable on-board using Curtiss-Wright’s NVMP utility embedded into the standard foundation firmware.

256KB High-speed SRAM

Incorporated into the Discovery III system controller, the SCP/DCP-124 provides 256KB of high-speed SRAM directly on the processor’s MPX bus. While useful as a general-purpose high-performance memory area that off-loads traffic to SDRAM, the high-speed SRAM is particularly beneficial for holding descriptors for Discovery III peripheral devices, allowing DMA units to simultaneously access data from SDRAM while descriptors are accessed from the SRAM.

128KB of AutoStore nvSRAM

A Simtek 14CA8N 45nsec. AutoStore nvSRAM provides fast, non-volatile storage of mission state data that must not be lost when power is removed. During normal operation, application software reads and writes the AutoStore nvSRAM just like standard SRAM, with no special programming algorithm required. Upon detecting a power loss on the +3.3V rail, an AutoStore cycle is performed and all 128KB are automatically transferred from the on-chip SRAM to the on-chip EEPROM using energy stored in an on-board capacitor. At the next power-up a recall cycle is performed to transfer the EEPROM contents back to the SRAM, where the application code can now utilize the stored data to continue normal operation. The number of recall cycles is unlimited: the maximum number of store cycles is 1,000,000 and the data retention period is 100 years.

For security against inadvertent writes to nvSRAM, a hardware jumper is provided to disable the Write Enable line to the device. Cards are configured for shipment with nvSRAM programming enabled in hardware.

Permanent Alternate Boot Site (PABS)

PABS provides a backup boot capability in the event that the foundation firmware in the main Flash becomes corrupted. This can occur because of an error during reprogramming or an incorrect image being loaded. PABS provides users with a convenient mechanism to recover from corruption of the main Flash without removing the card from the system in which it is installed. With the setting of a on board jumper, the SCP/DCP-124 will boot from PABS and run a version of Curtiss-Wright’s standard foundation firmware that will allow user’s to reinstall the standard firmware load.

Two Ethernet Interfaces

The SCP/DCP-124 is equipped with up to 2GbE interfaces, variant dependent, both implemented within the Discovery III system controller device. In 122 compatible modes, the SCP/DCP-124 implements 1 FAST 10/100BT Ethernet interface. In the SCP/DCP-124 Full I/O mode, the SCP/DCP-124 implements 2GbE interfaces.

The Discovery III Ethernet controllers integrate a number of features designed to minimize processor loading due to Ethernet traffic. These include dedicated DMA engines, support for jumbo packets up to 9KB, efficient buffer management schemes, checksum calculation for IP, TCP, and UDP, and interrupt coalescence.
Two RS-232 Serial Ports

Serial channels 1 and 2 are RS-232 serial ports implemented with a 16550-based controller built into the core functions FPGA. A base clock of 36.864MHz allows for all standard asynchronous baud rates from 300baud to 115.2Kbaud. The baud rate of each port can be set independently. The DSR signal on serial channel 1 is used as a cable detect signal to force the card to boot into the general purpose monitor of the foundation firmware.

Option for Up to Two RS-232/422/485 Serial Ports

Up to a total of 2 asynchronous- and synchronous-capable RS-232/422/485 ports are available on the SCP/DCP-124.

Serial channels three and four are implemented with the Discovery III’s Multi-Protocol Serial Controllers (MPSC). These powerful serial controllers handle standard asynchronous and synchronous HDLC/SDLC modes, and in addition provide a transparent mode. In synchronous mode a full range of data encoding schemes are supported (NRZ, NRZI Mark, NRZI Space, FM0, FM1, Manchester, and Differential Manchester). Based on an input clock of 133MHz, all standard asynchronous baud rates up to 115.2Kbaud are provided as well as synchronous bit rates up to 5Mb/s for NRZ clock mode, 2.5Mb/s for clock-encoded modes (FM0, FM1, etc.). The Discovery III MPSC ports are equipped with dedicated DMA controllers to off-load the processors from handling serial data traffic to and from the controllers.

The choice of physical level (RS-232 or RS-422/485) for the MPSC serial channels is software selectable on a per-channel basis via a control register within the core functions FPGA.

See Differential Discrete I/O below for information on how the SCP/DCP-124 provides the capability to control each of the RS-422/485 drivers and receivers as differential-mode discrete signals for use as serial control signals or general purpose I/O.

Up to 8-bits of Differential Discrete Digital I/O

The SCP/DCP-124 provides the capability to control each of the RS-422/485 drivers and receivers as differential-mode discrete signals via registers in the core functions FPGA providing up to four differential-mode discrete inputs and up to four differential-mode discrete outputs. This allows flexibility in how the drivers and receivers are used. The choice of whether the drivers and receivers are attached to serial ports or used as discrete differential I/O is software selectable on a per-serial channel basis. When configured as discrete differential I/O, the drivers and receivers can be used as general-purpose differential-mode control signals unrelated to serial I/O requirements. Differential discrete inputs can generate an interrupt upon a change of state, with programmable edge direction. Note that if the serial channel physical levels are set to RS-232, then discrete digital I/O at RS-232 levels is obtained.

Figure 5: Discrete Differential I/O Option for Discrete Control of RS-422/485 Drivers and Receivers
One USB 2.0 Port

The SCP/DCP-124 incorporates an NEC uPD720100 or NEC uPD720101F (variant dependent) to provide one USB 2.0-capable port on a 32-bit, 33MHz PCI 2.2 compatible device. A port can handle high-speed (480MB/s), full-speed (12MB/s), and low-speed (1.5MB/s) operation. When operating at low-speed or full-speed, a port is managed by independent OHCI-compliant controllers internal to the device. One OHCI-compliant controller manages the port operating in high-speed mode. The USB port is accessible on the J2 connector only and is variant dependent. The port provides a current limited +5V output to low and high-power USB devices such as keyboards.

The NEC uPD720100 shares the PMC PCI bus. The NEC uPD720100 can be enabled or disabled through the use of a user selectable jumper. When enabled, the PCI bus 1 is limited to run at 33MHz PCI. If the device is disabled (i.e. not used), PCI bus 1 (hosting the PMC) can run at speeds up to 100MHz PCI-X.

14-bits of LVTTL Discrete Digital I/O

The SCP/DCP-124 optionally provides 14-bits of LVTTL-compatible Discrete Digital I/O. Each bit is individually programmable as an input or output. In addition, each bit when configured as an input is capable of generating an interrupt upon a change of state, with the edge direction (high-to-low, low-to-high) also being programmable. Each bit has a 10K pull-up resistor to 5V. Output drive current is 24 mA.

Real-time Clock (RTC)

A Maxim/Dallas Semiconductor DS1501 RTC chip provides the RTC function. It contains registers for century, year, month, day, hours, minutes, and seconds. The RTC is capable of generating alarm interrupts. The RTC draws its power from the standard +3.3V input during normal operation.

Extensive Timing Resources

The SCP/DCP-124 provides a large number of timing resources to facilitate precise timing and control of system events. The list of available timers is given in Table 3.

PMC Site

The functionality of the SCP/DCP-124 SBC can be expanded via its PCI Mezzanine Card (PMC) site. The PMC site interfaces to other system elements via up to 64-pins of back panel I/O, variant dependent.

The PMC site is served by an independent 64-bit, 100MHz-capable PCI-X bus off of the Discovery III providing a peak bandwidth to memory of 800MB/s. The PMC bus is shared with the USB device. High-performance PMC modules such as networking modules or graphics modules can operate at 100MHz independent of the speed of the cPCI bus. If the USB device is enabled, the bus is limited to 33MHz PCI.

The SCP/DCP-124 conforms fully to the IEEE 1386/ 1386.1 requirement for a component keep-out area at the front of the PMC site for connectors or high-components.

The PMC site uses 3.3V signaling, is 5V tolerant, and is keyed as a universal PMC site meaning that no keys are installed. The VIO voltage to the PMC is selectable via push-on jumpers.

Table 3: Table of SCP/DCP-124 Timing Resources

<table>
<thead>
<tr>
<th>Timer Facility</th>
<th>Implementation</th>
<th>Type</th>
<th>Size</th>
<th>Tick Rate/ Period</th>
<th>Maximum Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>PowerPC Time Base Register</td>
<td>CPU</td>
<td>Free running counter</td>
<td>64-bit</td>
<td>33.33MHz/30.0 nsec.</td>
<td>17,549 years</td>
</tr>
<tr>
<td>PowerPC Decrementer</td>
<td>CPU</td>
<td>Presetable, readable downcounter</td>
<td>32-bit</td>
<td>33.33MHz/30.0 nsec.</td>
<td>128.8 sec.</td>
</tr>
<tr>
<td>General Purpose #0-3</td>
<td>Discovery III</td>
<td>Presetable, readable downcounter with autoreload or stop options</td>
<td>32-bit</td>
<td>133.33MHz/7.5 nsec.</td>
<td>32.2 sec.</td>
</tr>
<tr>
<td>RTC Alarm Interrupt</td>
<td>Real-time clock</td>
<td>Alarm interrupt</td>
<td>-</td>
<td>Specific day, hour, minute, and second</td>
<td>-</td>
</tr>
<tr>
<td>Watchdog Timers [x2]</td>
<td>Core Functions, FPGA</td>
<td>Presetable, readable downcounter with interrupt or reset on terminal count</td>
<td>24-bit</td>
<td>1MHz/1 usec.</td>
<td>16.77 sec</td>
</tr>
<tr>
<td>System Timers #1-6</td>
<td>Core Functions, FPGA</td>
<td>Presetable, readable, downcounters with interrupt on terminal count</td>
<td>32-bit</td>
<td>50MHz/20 nsec.</td>
<td>85.9 sec.</td>
</tr>
</tbody>
</table>
Routing for High-speed PMC I/O Signals

The SCP/DCP-124’s routing for PMC I/O signals to the rear-panel connectors is carefully implemented to support high-bandwidth signals. The PMC site has the following routing provisions:

- 24-differential pairs with a nominal impedance of 100 Ohms
- Pair-to-pair skew is controlled within various pair groupings as required to support multiple TMDS and LVDS digital video channels as implemented on Curtiss-Wright’s PMC-70x graphics modules
- Select pairs constrain in-pair skew to 0.012” (nominal) to support two Fibre Channel interfaces as implemented on Curtiss-Wright’s fiber channel modules.

Contact your Curtiss-Wright representative for further information on the routing provisions for high-speed PMC I/O.

PMC Power Routing

The PMC site is provided with +5V, 3.3V, +12V, and -12V power from the backplane.

Support for Processor PMCs

The SCP/DCP-124 is capable of hosting processor PMCs in non-monarch mode as described in the VITA 32-2003 draft standard (the Monarch# signal is left floating). The SCP/DCP-124 does not support the optional second PCI agent, the optional EREADY signal, or the optional RESETOUT# signal.

Conduction-cooled PMC Modules

To support the industry drive to open standards on conduction-cooled cards, the PMC site mechanical interfaces follow the VITA 20-2001 conduction-cooled PCI Mezzanine card standard. To optimize the thermal transfer from PMC modules to the basecard the standard SCP/DCP-124 thermal frame incorporates both the primary and secondary thermal interfaces as defined by VITA 20-2001.

The combination of the secondary thermal interfaces, the mid-plane thermal shunt, and Curtiss-Wright’s TherMax thermal frame design provides optimum cooling for conduction-cooled PMC modules, allowing for higher power PMCs and/or increased long-term reliability through lower component temperatures.

Status Indicators & Controls

The SCP/DCP-124 SBC provides run/fail status by illuminating a red front panel LED in the event the diagnostics detect a card failure. There is also a software controlled green LED that the application can use to indicate status.

COP, JTAG Test & Debug Interfaces

For software debug purposes the Control and Observation Port (COP) of the MPC7447A/7448 processor is accessible via a permanently-installed test connector. The test connector is accessible on all build grades of the SCP/DCP-124 including conduction-cooled. An interface cable is available to provide a standard 2x8 .1” pitch header for JTAG emulators.

To support acceptance testing the SCP/DCP-124 provides a JTAG scan chain accessible on a permanently-installed test connector. The JTAG test chain coverage includes the processor, Discovery III system controller, VMEbus interface chip, core functions FPGA, and USB device. PMC modules are automatically added to the JTAG chain when present.

Temperature Sensors

The SCP/DCP-124 provides a Maxim 6634 located near the card edge and a Maxim 1617 temperature sensor located near the processor. Software can read the temperature sensors at any time through their 12°C interface connected via the Discovery III system controller, or receive an interrupt from the sensors when a software programmable over- or under-temperature condition occurs. The 1617 also provides the ability to read the processor die temperature. The temperature sensors are accurate to +/-2.5°C from -40°C to + 125°C.
I/O Options

J1 and J2 pin assignment is in accordance with the cPCI Core Specification PICMG 2.0 R3.0 10/1/99, Table 4.

See Table 4 for a definition of the various J2 I/O modes available for the SCP/DCP-124.

<table>
<thead>
<tr>
<th>Mode</th>
<th>J2 Connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>#0 122 Full I/O</td>
<td>• Serial 1: RS-232</td>
</tr>
<tr>
<td></td>
<td>• Serial 2: RS-232*</td>
</tr>
<tr>
<td></td>
<td>• Serial 3: RS232/422/485 Sync</td>
</tr>
<tr>
<td></td>
<td>• Serial 4: RS232/422/485 Async</td>
</tr>
<tr>
<td></td>
<td>• FAST Ethernet</td>
</tr>
<tr>
<td></td>
<td>• 14 DIO</td>
</tr>
<tr>
<td></td>
<td>• 41 PMC I/O</td>
</tr>
<tr>
<td></td>
<td>• 1 USB 2.0</td>
</tr>
<tr>
<td></td>
<td>*Note: Serial 2 is on different pins than the 122</td>
</tr>
<tr>
<td>#1 122 Full PMC</td>
<td>• Serial 1: RS-232 (with cable detect)</td>
</tr>
<tr>
<td></td>
<td>• Serial 3: RS232/RS422/RS485 Async</td>
</tr>
<tr>
<td></td>
<td>• FAST Ethernet</td>
</tr>
<tr>
<td></td>
<td>• 64 PMC I/O</td>
</tr>
<tr>
<td>#2 124 Full I/O</td>
<td>• Serial 1: RS-232</td>
</tr>
<tr>
<td></td>
<td>• Serial 2: RS-232</td>
</tr>
<tr>
<td></td>
<td>• Serial 3: RS232/422/485 sync</td>
</tr>
<tr>
<td></td>
<td>• Serial 4: RS232/422/485 sync</td>
</tr>
<tr>
<td></td>
<td>• 2GbE</td>
</tr>
<tr>
<td></td>
<td>• 14 DIO</td>
</tr>
<tr>
<td></td>
<td>• 21 PMC I/O</td>
</tr>
<tr>
<td></td>
<td>• 1 USB 2.0</td>
</tr>
</tbody>
</table>

Software Support Foundation Firmware and BIT

The SCP/DCP-124 SBC is equipped with a comprehensive on-board firmware package called Foundation Firmware that includes:

- General Purpose Monitor (GPM) - provides monitoring, diagnostic, and board exerciser functions to facilitate system startup and integration activities
- Built-in-Test (BIT) - a library of Card Level Diagnostic (CLD) routines is provided to support Power-up BIT (PBIT), Initiated BIT (IBIT), and Continuous BIT (CBIT) is also supported for VxWorks.
- Non-volatile Memory Programmer (NVMP) - provides for in-circuit and closed chassis reprogramming of Flash memory over serial or Ethernet link
- Warm boot/cold boot determination
- SecureErase function to erase all non-volatile memories

- Curtiss-Wright’s CLD is designed to provide 95% fault coverage for testable functionality and supports tests in Power-up BIT (PBIT), Initiated BIT (IBIT), and Continuous BIT (CBIT) modes. PBIT consists of a reduced set of tests that provide confidence that the hardware is operating correctly while minimizing power-up time.

The IBIT capability allows users to initiate testing with a more comprehensive suite of tests to provide more robust testing in an offline mode. CBIT allows applications to test hardware components in the background while the mission software operates as a higher priority task. The selection of tests for PBIT, IBIT, and CBIT is user configurable.

Operating System Software

Table 5: SCP/DCP-124 Supported Real-time Operating Systems

<table>
<thead>
<tr>
<th>Operating System</th>
<th>VxWorks Version</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tornado 2.2.x</td>
<td>VxWorks 5.5.x</td>
<td>DSW-124-002-CD</td>
</tr>
<tr>
<td>Workbench 2.x</td>
<td>VxWorks 6.x</td>
<td>DSW-124-006-CD</td>
</tr>
<tr>
<td>Yellow Dog Linux[TM] 4.0</td>
<td>Linux 2.6.x</td>
<td>DSW-124-6100-YLD</td>
</tr>
<tr>
<td>- DENX Software Engineering’s Embedded Linux Development Kit (ELDK) 4.0</td>
<td>Linux 2.6.x</td>
<td>DSW-124-6100-ELDK</td>
</tr>
<tr>
<td>Wind River Linux GPP LE</td>
<td>Linux 2.6x</td>
<td>DSW-124-6100-GPP</td>
</tr>
<tr>
<td>Green Hill MULTII 4.2.1</td>
<td>INTEGRITY 5.0.7</td>
<td>DSW-124-405-CD</td>
</tr>
</tbody>
</table>

Refer to the separate VxWorks and Linux BSP and Driver Suite datasheet for details.

Contact your Curtiss-Wright representative for updates on support for other operating systems.

Continuum Vector Library

Curtiss-Wright’s Continuum Vector DSP library allows customers to fully exploit the performance potential of the SCP/DCP-124’s AltiVec-equipped MPC7447A/7448 processors. Continuum Vector provides a comprehensive set of AltiVec-optimized C-callable functions written primarily in assembly language, yielding a significant performance advantage over equivalent functions written only in a high-level language. This object-format library integrates easily with standard software development tools and supports real and complex array, vector, and scalar signal processing functions.
A standard DVD-ROM (DPK-TechDoc-DVD) is available which includes documentation for the SCP/DCP-124. Providing many ease of use features, the DVD-ROM serves as a complete Technical Documentation library for the SCP/DCP-124. Along with the user documentation, a complete library of product release notes is also included.

Pinout Configurator Utilities
The pin-out configurator is a Microsoft Windows application that allows users to generate accurate backplane connector pinout tables based upon the customer’s specific SCP/DCP-124 configuration. Using a visual point and click interface, users select which PMC module is installed in the PMC site on their basecard, then click a button to generate the precise pinout information, which can then be viewed on-screen, printed, or exported into a common application such as MS-Word.

Convenient Web Links
The interface of the DVD-ROM provides convenient point-and-click access to additional corporate information, contacts and resources, such as Continuum Support, sales and support contacts. (Please consult the Continuum Support web site [http://csc.cwcembedded.com/] periodically to view or download new or updated releases of user documentation that may become available between DVD-ROM releases.)

### Power Inputs & Power Consumption
The SCP/DCP-124 uses +5V, +3.3V. On-board regulators provide all other necessary internal voltages. Backplane +5V, +/-12V, and +3.3V is routed to the PMC site.

### Power Consumption
See Table 7 for power consumption figures for the SCP/DCP-124. Power consumption increases as operating temperature rises. Table 7 figures are for the highest rated operating temperature while executing a test application generating CPU processing loads and data traffic representative of a typical customer application.

<table>
<thead>
<tr>
<th>Ruggedization Level</th>
<th>Reference Configuration</th>
<th>Max (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>L100 Air-cooled</td>
<td>SCP-124-0000</td>
<td>16</td>
</tr>
<tr>
<td>L100 Air-cooled</td>
<td>SCP-124-0400</td>
<td>17</td>
</tr>
<tr>
<td>L100 Air-cooled</td>
<td>SCP-124-1000</td>
<td>19.2</td>
</tr>
<tr>
<td>L100 Air-cooled</td>
<td>SCP-124-1400</td>
<td>22.1</td>
</tr>
<tr>
<td>L200 Conduction-cooled</td>
<td>DCP-124-2000</td>
<td>19.2</td>
</tr>
<tr>
<td>L200 Conduction-cooled</td>
<td>DCP-124-2400</td>
<td>22.1</td>
</tr>
</tbody>
</table>

Notes
1. Typical power figures are measured values.
2. Typical power is measured power while running stress test software that exercises CPU and board functions. Altivec is not running. The actual power consumption observed will vary by application.
3. For thermal design considerations, Curtiss-Wright recommends adding 5% to the typical power consumption figures. For power supply sizing, Curtiss-Wright recommends adding 20% to the typical power consumption figures.
### Table 8: SCP/DCP-124 Power Supply Specifications

<table>
<thead>
<tr>
<th>Power Requirements</th>
<th>Typical (A)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V (+5.0%, -2.5%) MPC7447A variant</td>
<td>3.3</td>
<td>See note 1</td>
</tr>
<tr>
<td>+5V (+5.0%, -2.5%) MPC7448 variant</td>
<td>3.85</td>
<td>See note 1</td>
</tr>
<tr>
<td>+12V</td>
<td>0.0</td>
<td>See note 2</td>
</tr>
<tr>
<td>+12V</td>
<td>0.0</td>
<td>See note 2</td>
</tr>
<tr>
<td>+3.3V</td>
<td>0.9</td>
<td>See note 1</td>
</tr>
</tbody>
</table>

**Notes**
1. Basecard only. Also routed to the PMC site.
2. Not used by the basecard, only routed to the PMC sites.
3. For thermal design considerations, Curtiss-Wright recommends adding 5% to the typical power consumption figures. For power supply sizing, Curtiss-Wright recommends adding 20% to the typical power consumption figures.

### Mechanical Format

Conduction-cooled modules conform to the dimensions defined in VITA 30.1-2002, American National Standard for 2mm connector equipment practice on conduction-cooled Euroboards.

Air-cooled modules conform to the dimensions defined in ANSI/VITA 1-1994, American National Standard for VME64. Front panel hardware on air-cooled modules includes: injector/extractor handles, alignment pin, and keying provisions in accordance with ANSI/VITA 1.1, American National Standards for VME64 Extensions (and IEEE 1101.10).

### Table 9: Dimensions & Weight

<table>
<thead>
<tr>
<th>Card</th>
<th>Dimensions</th>
<th>Weight (grams)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCP card</td>
<td>per ANSI/VITA 1-1994</td>
<td>255 (see note 1)</td>
</tr>
<tr>
<td>DCP card</td>
<td>per IEEE 1101.2 (see note 2)</td>
<td>320 MPC7447A, 335 MPC7448 (see note 1) (includes wedgelocks)</td>
</tr>
</tbody>
</table>

**Notes**
1. All weight are typical measured values.
2. Except for the card-edge profile as shown in Figure 4

### Ruggedization Levels

SCP card
- Available in levels 0, 100
- (Required airflow is 10 cfm at sea level)

DCP card
- Available in levels 100 and 200

Unless otherwise noted environmental tolerance is as defined in Curtiss-Wright’s Ruggedization Guidelines factsheet.

Level 100 conduction-cooled is only available by customer specific request.
Part Numbers
Check with Curtiss-Wright representative for availability of specific part numbers.

SCP/DCP - 124 - xyz

- Pin-out mode:
  0: 122 I/O Mode
  1: 122 Full PMC Mode
  2: 124 Full I/O Mode

- Processing core/Variant:
  0: MPC7447A @ 1.0GHz, 512MB SDRAM, 128MB Flash
  1: MPC7447A @ 1.0GHz, 512MB SDRAM, 256MB Flash
  4: MPC7448 @ 1.2GHz, 512MB SDRAM, 256MB Flash
  8: Custom variant

- Ruggedization level:
  0: 0° to +50°C
  1: -40° to +71°C
  2: -40° to +85°C

- Model number:
  124

- Cooling method:
  SCP - air-cooling
  DCP - conduction-cooling

Note: Please contact your appropriate sales representative for 1GB memory variants.

Warranty
This product has a one year warranty.

Contact Information
To find your appropriate sales representative, please visit:
Website: www.cwcembedded.com/sales
Email: sales@cwcembedded.com

For technical support, please visit:
Website: www.cwcembedded.com/support1
Email: support1@cwcembedded.com

The information in this document is subject to change without notice and should not be construed as a commitment by Curtiss-Wright Controls Embedded Computing. While reasonable precautions have been taken, Curtiss-Wright Controls assumes no responsibility for any errors that may appear in this document. All products shown or mentioned are trademarks or registered trademarks of their respective owners.